A Methodology for the Parasitic Extraction and Improvement Evaluation in Power Electronics Printed Circuit Boards Conference Poster