includes event Architectural Model and Resource Estimation for Distributed Hardware Implementation of Discrete Signal Transforms
