VIVO
Index
Log in
Search form
Home
People
Organizations
Research
Events
Design and Implementation of a Scalable Floating-point FFT IP Core for Xilinx FPGAs
Presentation
Overview
Overview
occurs within event
IEEE International Symposium on Circuits and Systems
participant
Jimenez-Cedeno, Manuel A.
Collaborator
2010
Montano, V.
Panelist
2010