Design and Implementation of a Scalable Floating-point FFT IP Core for Xilinx FPGAs Presentation uri icon